



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,915	02/28/2002	Fang Lu	016295.0749 (DC-03285)	2674

7590 01/12/2005  
Baker Botts L.L.P.  
One Shell Plaza  
910 Louisiana  
Houston, TX 77002-4995

EXAMINER
----------

CONTINO, PAUL F

ART UNIT	PAPER NUMBER
----------	--------------

2114

DATE MAILED: 01/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application N .

10/085,915

Applicant(s)

LU ET AL.

Examiner

Paul Contino

Art Unit

2114

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 17 November 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 February 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Arguments***

1. Applicant's arguments, see page 10 paragraph 2, filed November 17, 2004, with respect to the claims have been fully considered and are persuasive. The objection to minor informalities within the claims of February 28, 2002, have been overcome.
2. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new grounds of rejection.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1, 2, 16-17. and 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Noll (U.S. Patent No. 5,835,695).

As in claim 1, Noll discloses a method of recovering from basic input/output system (BIOS) corruption in a multi-node computer with first and second nodes, a first firmware unit

(Fig. 1 #22) in the first node (Fig. 1 #12,14,18,54,36,60,22,44, collectively), and a second firmware unit (Fig. 1 #30) in the second node (Fig. 1 #30), the method comprising:

in response to initiation of a boot sequence for the multi-node computer, automatically checking a BIOS image in the first firmware unit in the first node of the multi-node computer for corruption (column 4 line 36 through column 5 line 23);

determining if the second firmware unit contains a good copy of the BIOS image (column 6 lines 11-14); and

in response to detecting corruption of the BIOS image in the first firmware unit, and in response to determining that the second firmware unit contains a good copy of the BIOS image, automatically recovering from the corruption of the BIOS image by copying a good BIOS image from the second firmware unit in the second node to the first firmware unit in the first node (column 5 lines 59-61 and column 6 lines 5-35).

As in claim 2, Noll discloses the multi-node computer comprises multiple nodes (Fig. 1), with each node containing a copy of the BIOS image (see claim 1 definition of nodes); and

the method further comprises:

determining if any of the nodes contain a good copy of the BIOS image (first node: column 4 line 36 through column 5 line 23; second node: column 6 lines 11-14); and

in response to determining that at least one node contains the good copy of the BIOS image, automatically copying the good copy of the BIOS image to any nodes that contain a corrupted copy of the BIOS image (column 5 lines 59-61 and column 6 lines 5-35).

As in claim 16, Noll discloses a program product that provides automatic basic input/output system (BIOS) recovery in a multi-node computer system (MCS) with first and second nodes, a first firmware unit (Fig. 1 #22) in the first node (Fig. 1 #12,14,18,54,36,60,22,44, collectively), and a second firmware unit (Fig. 1 #30) in the second node (Fig. 1 #30), the program product comprising:

a computer-usable medium encoding recovery instructions which, when executed, perform operations comprising:

in response to initiation of a boot sequence for the MCS, automatically checking a BIOS image in the first firmware unit in the first node of the MCS for corruption (column 4 line 36 through column 5 line 23);

automatically determining if the second firmware unit contains a good copy of the BIOS image (column 6 lines 11-14); and

in response to detecting corruption of the BIOS image in the first firmware unit, and in response to determining that the second firmware unit contains a good copy of the BIOS image, automatically recovering from the corruption of the BIOS image by causing a good BIOS image from the second firmware unit in the second node to be copied to the first firmware unit in the first node (column 5 lines 59-61 and column 6 lines 5-35).

As in claim 17, Noll discloses the MCS comprises multiple nodes (Fig. 1), with each node containing a copy of the BIOS image; and

the operations performed by the recovery instructions further comprise:

Art Unit: 2114

determining if any of the nodes contain a good copy of the BIOS image (first node: column 4 line 36 through column 5 line 23; second node: column 6 lines 11-14); and

in response to determining that at least one node contains the good copy of the BIOS image, automatically copying the good copy of the BIOS image to any nodes that contain a corrupted copy of the BIOS image (column 5 lines 59-61 and column 6 lines 5-35).

As in claim 19, Noll discloses the first firmware unit comprises a central processing unit (CPU) firmware unit (Fig. 1 #12,14; it is interpreted that the CPU 12 uses the RAM 14 to fetch instructions in order to operate);

the MCS further comprises an input/output (I/O) firmware unit (Fig. 1 #30); and

the operations performed by the recovery instructions further comprise:

in response to detecting corruption of the BIOS image in the CPU firmware unit, automatically causing a good BIOS image from the I/O firmware unit to be copied to the CPU firmware unit (column 7 lines 12-22).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2114

4. Claims 3-5, 7, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Noll in view of Gentile (U.S. PGPub 2002/0147941 A1), in further view of Applicant's admitted prior art (hereinafter "AAPA").

As in claim 3, Noll teaches the limitations of claim 1, including the operation of automatically recovering from the corruption of the BIOS image comprises copying the good BIOS image from the second node to the first node via a component (column 5 lines 59-61 and column 6 lines 5-35). However, Noll fails to teach the remaining limitations of claim 3. AAPA teaches the first node includes a first central processing unit (CPU) hub, the second node includes a second CPU hub, and the multi-node computer further comprises a multi-port switch for internodal communications (specification, page 3 lines 1-6); and

the method further comprises configuring the multi-port switch to provide a communication path between the first CPU hub and the second CPU hub (specification, page 3 lines 6-10).

Gentile teaches the operation of automatically recovering from the corruption of the BIOS image comprises copying the good BIOS image from the second node to the first node via the multi-port switch (Fig. 1 #18, 19 and 20, and described in paragraph [0013]).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by Gentile in the invention of Noll. This would have been obvious because the invention of Gentile offers the improvement of accessing a valid BIOS from a remote location (page 1 paragraph [0005]).

It would also have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

As in claim 4, Noll teaches the limitations of claim 1. However, Noll fails to teach the remaining limitations of claim 4. AAPA and Gentile disclose the first firmware unit comprises a central processing unit (CPU) firmware unit (AAPA specification, page 3 lines 2-4; Gentile, paragraph [0011] lines 5-6);

the multi-node computer also includes an input/output (I/O) firmware unit (AAPA specification, page 3 lines 2-4; Gentile, paragraph [0010] lines 7-9, by nature of the Basic Input/Output System, any combination of hardware and software specifically relating to the storage and functionality of the BIOS would be considered as “I/O firmware.”);

in response to detecting corruption of the BIOS images in the CPU firmware unit, automatically copying a good BIOS image from the I/O firmware unit to the CPU firmware unit (Gentile, paragraph [0011] lines 3-5 disclose detection of corrupt BIOS; paragraph [0013] lines 4-7 disclose automatic programming into the “I/O firmware” into the “CPU firmware unit” upon system reboot, where one skilled in the art would understand that BIOS code gets “programmed” into “CPU firmware” upon initialization of the system itself.).



It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by Gentile in the invention of Noll. This would have been obvious because the invention of Gentile offers the improvement of accessing a valid BIOS from a remote location (page 1 paragraph [0005]).

It would also have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

As in claim 5, Gentile and AAPA disclose the first node includes a first CPU hub, the second node includes a second CPU hub, and the multi-node computer further comprises a multi-port switch for internodal communications communicatively interposed between the first CPU hub and the I/O firmware unit (AAPA: specification, page 3 lines 3-9 (Fig. 1); *EE TIMES* paragraph 7; *The Register* paragraph 6);

and the operation of automatically recovering from the corruption of the BIOS image comprises obtaining the good BIOS image from the I/O firmware unit via the multi-port switch (Gentile, Fig. 1 #18, 19, 20, and paragraph [0013]).

As in claim 7, Noll teaches the limitations of claim 1. However, Noll fails to teach the remaining limitations of claim 7. AAPA and Gentile disclose the multi-node computer comprises multiple nodes (AAPA specification, page 2 line 29 through page 3 line 2);

each node comprises at least one copy of the BIOS image in a central processing unit (CPU) firmware unit and at least one additional copy of the BIOS image in an input/output (I/O) firmware unit (AAPA specification, page 3 lines 2-3. Gentile discloses a computer system and a BIOS recovery server, each containing a copy of the BIOS image: computer system BIOS image: Fig. 1 #11; paragraph [0010] lines 7-9; BIOS recovery system BIOS image: Fig. 1 #19; paragraph [0013] lines 4-5);

each node further comprises a set of one or more CPUs (AAPA specification, page 3 lines 2-3);

each node further comprises a CPU hub interposed between the CPU firmware unit and the set of one or more CPUs (AAPA specification, page 3 lines 3-10);

each node further comprises a multi-port switch for internodal communication and an I/O hub interposed in series between the CPU hub and the I/O firmware unit (AAPA: specification, page 3 lines 3-10, Fig. 1; *EE TIMES* paragraph 7; *The Register* paragraph 6);

checking the CPU firmware units and the I/O firmware units to determine if any of the nodes contain a good copy of the BIOS image (Gentile, Fig. 1 #11 paragraph [0010] lines 6-8 disclose checking of corrupt BIOS);

and in response to determining that at least one of the nodes contains the good copy of the BIOS image, automatically copying the good copy of the BIOS image to all nodes that

contain corrupted copies of the BIOS image (Gentile, Fig. 1 #18, 19 and 20, and described in paragraph [0013]).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by Gentile in the invention of Noll. This would have been obvious because the invention of Gentile offers the improvement of accessing a valid BIOS from a remote location (page 1 paragraph [0005]).

It would also have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

\* \* \*

As in claim 18, Noll teaches the limitations of claim 16. However, Noll fails to teach the remainder of the limitations of claim 18. AAPA and Gentile disclose the first node includes a first central processing unit (CPU) hub, the second node includes a second CPU hub, and the MCS further comprises a multi-port switch for internodal communications (AAPA: specification, page 3 lines 6-10; *EE TIMES* paragraph 7; *The Register* paragraph 6);

the operations performed by the recovery instructions further comprise configuring the multi-port switch to provide a communication path between the first CPU hub and the second CPU hub (AAPA specification page 3 line 10);

and the operation of automatically recovering from the corruption of the BIOS image comprises copying the good BIOS image from the second node to the first node via the multi-port switch (Gentile, Fig. 1, paragraph [0006] and paragraph [0013]).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by Gentile in the invention of Noll. This would have been obvious because the invention of Gentile offers the improvement of accessing a valid BIOS from a remote location (page 1 paragraph [0005]).

It would also have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer system” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

\* \* \*

5. Claims 9, 10, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gentile in view of Noll.

As in claim 9, Gentile discloses a first node that includes a first set of one or more central processing units (CPUs) (“computer system” of Fig. 2 #22, paragraph [0010] lines 1-2, paragraph [0011] line 6);

a second node communicatively connected to the first node, wherein the second node includes a second set of one or more CPUs (“BIOS recovery server” of Fig. 2 #21, 23, or 24, paragraph [0012] lines 1-2, paragraph [0013] lines 1-4, where it is inherent that a “server” has a central unit for processing information (CPU));

a first firmware unit in the first node, communicatively connected to the first set of one or more CPUs (paragraph [0011] lines 4-7);

BIOS code in the first firmware unit (paragraph [0010] lines 2, 5-9);

a second firmware unit in the second node that also contains the BIOS code, the second firmware unit communicatively connected to the second set of one or more CPUs (paragraph [0013] lines 4-5, paragraph [0006] lines 9-14 where it is inherent for “firmware” to be present in the second “BIOS recovery server” node in order to store and retrieve “utilities” and communicate between itself and the first “computer system” node);

and BIOS recovery logic, in at least one of the first and second firmware units, that automatically recovers from BIOS corruption by causing a copy of the BIOS code from the second firmware unit in the second node to be copied to the first firmware unit in the first node, in response to detecting corruption in the BIOS code in the first node (Fig. 1, paragraph [0012]

lines 1-5, paragraph [0013] lines 1-7, where it is inherent that “computer system” downloads a copy of the uncorrupted BIOS from the “BIOS recovery server”).

However, Gentile fails to teach determination if the second firmware unit contains a good copy of the BIOS code, wherein the copying of the BIOS code is in response to the determination of a second good copy. Noll teaches of this determination of a second good BIOS copy (column 6 lines 11-14), as well as the response (column 5 lines 59-61 and column 6 lines 5-35).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by Noll in the invention of Gentile. This would have been obvious because the invention of Noll tests for a valid BIOS before copying to ensure a fault tolerant operating environment.

As in claim 10, Noll discloses the MCS comprises multiple nodes, with each node containing a copy of the BIOS code (Fig. 1);

the BIOS recovery logic determines if any of the nodes contain a good copy of the BIOS code (first node: column 4 line 36 through column 5 line 23; second node: column 6 lines 11-14);

and in response to determining that at least one node contains the good copy of the BIOS code, the BIOS recovery logic automatically causes the good copy of the BIOS code to be copied to any nodes that contain a corrupted copy of the BIOS code (column 5 lines 59-61 and column 6 lines 5-35).

Art Unit: 2114

As in claim 12, Gentile discloses the first and second firmware units comprise first and second central processing unit (CPU) firmware units (Gentile discloses a “computer system” and a “BIOS recovery server” – computer system BIOS image: Fig. 1 #11; paragraph [0010] lines 7-9; BIOS recovery system BIOS image: Fig. 1 #19; paragraph [0013] lines 4-5 – which inherently comprise of CPU firmware);

the MCS further comprises an input/output (I/O) firmware unit communicatively connected to at least one of the first and second CPU firmware units (it would have been obvious to one skilled in the art at the time of the invention to connect I/O firmware housing the BIOS to at least one CPU firmware unit in order for the BIOS recovery system to properly occur as disclosed in paragraph [0011] lines 3-8 and paragraph [0013]);

the I/O firmware unit also contains the BIOS code (by nature of the Basic Input/Output System, any combination of hardware and software specifically relating to the storage and functionality of the BIOS would be considered as “I/O firmware.” Paragraph [0010] lines 7-9);

and in response to detecting corruption of the BIOS code in the first CPU firmware unit, the BIOS recovery logic automatically causes the BIOS code to be copied from the I/O firmware unit to the first CPU firmware unit (paragraph [0011] lines 3-5 disclose detection of corrupt BIOS; paragraph [0013] lines 4-7 disclose automatic programming from the “I/O firmware” into the “CPU firmware unit” upon system reboot, where one skilled in the art would understand that BIOS code gets “programmed” into “CPU firmware” upon initialization of the system itself.)

\* \* \*

6. Claims 11 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gentile in view of Noll, in further view of AAPA.

As in claim 11, Gentile and Noll teach the limitations of claim 9. Gentile also teaches the BIOS recovery logic causes copies the good BIOS code from the second node to the first node via the multi-port switch (Fig. 1, paragraph [0012] lines 1-5, paragraph [0013] lines 1-7, where it is inherent that “computer system” downloads a copy of the uncorrupted BIOS from the “BIOS recovery server.”). However, Gentile and Noll fail to teach the remainder of the limitations of claim 11. AAPA teaches a first CPU hub in the first node communicatively interposed between the first firmware unit and the first set of one or more CPUs (specification, page 3 lines 3-9);

a second CPU hub in the second node communicatively interposed between the second firmware unit and the second set of one or more CPUs (specification, page 3 lines 3-9);

a multi-port switch for internodal communications communicatively connected to the first CPU hub and the second CPU hub (specification, page 3 lines 6-10); and

the BIOS recovery logic configures the multi-port switch to provide a communication path between the first CPU hub and the second CPU hub (specification, page 3 lines 6-10; Gentile, Fig. 2, paragraph [0010] lines 2-3, paragraph [0012] lines 2-4, where it is inherent there be a multi-node connection between the CPU and the other components present in the “computer system” and “BIOS recovery” system (read “CPU hub”). It is also inherent that there be a multi-port switch present in a WAN/LAN configuration in order to facilitate communication and transfer of information between the “computer system” and the “BIOS recovery system.”).



It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer system” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

\* \* \*

As in claim 13, Gentile and Noll teach the limitations of claim 12. Gentile also teaches the BIOS recovery logic causes the BIOS code to be copied from the I/O firmware unit via the multi-port switch (paragraph [0006] lines 2-6 and Fig. 1 #19 and 20). However, Gentile and Noll fail to teach the remainder of the limitations of claim 13. AAPA teaches the first node comprises a first CPU hub communicatively connected to the first CPU firmware unit (specification, page 3 lines 2-4, where it is inherent that a “CPU hub” be connected to a “CPU firmware unit”);

the second node comprises a second CPU hub communicatively connected to the second CPU firmware unit (specification, page 3 lines 2-4, where it is inherent that a second “CPU hub” would be connected to a second “CPU firmware unit” in the “four node-system” disclosed);

the MCS further comprises a multi-port switch for internodal communications communicatively interposed between the first CPU hub and the I/O firmware unit (specification, page 3 lines 6-10; *EE TIMES* paragraph 7; *The Register* paragraph 6).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer system” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

As in claim 14, AAPA discloses the MCS further comprises an I/O hub communicatively interposed between the multi-port switch and the I/O firmware unit (specification, page 3 lines 2-4, where one skilled in the art at the time of the invention would understand it necessary to have an “I/O hub” between an “I/O firmware unit” and any other device in order to allow for communication with the other device or devices; *EE TIMES* paragraph 7; *The Register* paragraph 6).

Gentile discloses the BIOS recovery logic causes the BIOS code to be copied from the I/O firmware unit via the I/O hub (paragraph [0006] lines 2-6 and Fig. 1 #19 and 20).

\* \* \*

As in claim 15, Gentile and Noll teach the limitations of claim 9. Gentile also teaches each node further comprises an input/output (I/O) firmware unit communicatively connected to the CPU hub (by nature of the Basic Input/Output System, any combination of hardware and software specifically relating to the storage and functionality of the BIOS would be considered as "I/O firmware." paragraph [0010] lines 7-9, and paragraph [0011] lines 6-8);

each node further comprises at least one copy of the BIOS code in the CPU firmware unit and at least one copy of the BIOS code in the I/O firmware unit (paragraph [0010] lines 7-9, where it is inherent BIOS code be present in the I/O firmware unit as described in the previous paragraph, and in the CPU in order to initialize the "computer system");

and in response to determining that at least one of the nodes contains the good copy of the BIOS code, the BIOS recovery logic automatically causes the good copy of the BIOS code to be copied to all nodes that contain corrupted copies of the BIOS code (Fig. 1 #18, 19 and 20, and described in paragraph [0013]); and

the BIOS recovery logic checks the CPU firmware units and the I/O firmware units to determine if any of the nodes contain a good copy of the BIOS code (Fig. 1 #11 paragraph [0010] lines 6-8 disclose checking of corrupt BIOS, paragraph [0006] lines 2-5).

However, Gentile and Noll fail to teach the remainder of the limitations of claim 15. AAPA teaches the MCS comprises multiple nodes (specification, page 3 line 2);

each node comprises a set of one or more CPUs (specification, page 3 line 2-4);

each node further comprises a CPU firmware unit communicatively connected to the set of one or more CPUs (specification, page 3 lines 2-10);

each node further comprises a CPU hub interposed between the CPU firmware unit and the set of one or more CPUs (specification, page 3 lines 2-5, Fig. 1 “SNC”); and

each node further comprises a multi-port switch for internodal communication and an I/O hub interposed in series between the CPU hub and the I/O firmware unit (specification, page 3 lines 6-10; *EE TIMES* paragraph 7; *The Register* paragraph 6).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the elements disclosed by AAPA in the combined invention of Noll and Gentile. This would have been obvious because a person skilled in the art would have understood that the “multi-node computer system” is a scaled down version of a “networking system” as was taught by AAPA with a similar plurality of firmware units, internodal connections, multi-nodal switch devices, and overall functionality, and therefore use of a BIOS recovery system would have been appropriate for such described systems regardless of physical size.

\* \* \*

7. Claims 8 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Noll, in view of Fish et al. (U.S. PGPub 2002/0073353 A1).

As in claims 8 and 20, Noll teaches teaches the limitations of claims 1 and 16, respectively. However, Noll fails to teach logging recovery information for future reference.

Art Unit: 2114

Fish et al. teaches a method and apparatus for logging BIOS recovery information (Fig. 2 #216, abstract, paragraphs [0019] and [0025]).

It would have been obvious to a person skilled in the art at the time of the invention to include error logging of a BIOS recovery event as disclosed by Fish et al. in the invention of Noll. A person skilled in the art would have understood that it is important to retrieve error information during a BIOS recovery execution in any type of computer system regardless of the number of "nodes" or physical scale of the computer system.

\* \* \*

8. Claim 6 is rejected under U.S.C. 103(a) as being unpatentable over Noll, in view of Gentile, in further view of AAPA, in further view of Goodman (U.S. PGPub 2002/0091807 A1).

Noll, Gentile, and AAPA disclose the methods of claims 1 and 4 and the multi-node computer comprising of a first and second node. However, Noll, Gentile, and AAPA do not teach replacing of more than one "bad" BIOS image. Goodman discloses a method which further comprises automatically using a good BIOS image in an I/O firmware unit in the second node to replace first and second bad BIOS images in the CPU firmware units in the first and second nodes, respectively (Fig. 1 and 3, paragraphs [0021], [0027], and [0029]).

It would have been obvious to a person skilled in the art at the time of the invention to include recovering of a BIOS image in a system described by Noll, Gentile, and AAPA where there is multiple BIOS firmware present using the method disclosed by Goodman. A person

Art Unit: 2114

skilled in the art would have understood that Goodman's disclosure is appropriate for updating BIOS firmware in a multi-node computer because Goodman specifies updating of firmware versions (paragraph [0021] line 3) for use on EEPROM (paragraph [0019] line 8) memory automatically (paragraph [0021] lines 19-20) in a multi-nodal system similar to AAPA in order to automatically ensure valid code throughout all nodes (paragraph [0010]).

### *Conclusion*

9. Applicant's amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul Contino whose telephone number is (571) 272-3657. The examiner can normally be reached on Monday-Friday 7:30 am - 5:00 pm, first Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-3657.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PFC  
December 27, 2004



SCOTT BADERMAN  
PRIMARY EXAMINER